NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B0_02

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B0_02

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: FLEXCAN2_TX of instance: flexcan2

1 (ALT1): Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: xbar1

2 (ALT2): Select mux mode: ALT2 mux port: LPUART6_TX of instance: lpuart6

3 (ALT3): Select mux mode: ALT3 mux port: USB_OTG1_PWR of instance: usb

4 (ALT4): Select mux mode: ALT4 mux port: FLEXPWM1_PWMX00 of instance: flexpwm1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO02 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: LPI2C1_HREQ of instance: lpi2c1

7 (ALT7): Select mux mode: ALT7 mux port: LPSPI3_SDI of instance: lpspi3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B0_02

Links

() ()